基于FPGA的多通道大容量FIFO设计
CSTR:
作者:
作者单位:

连云港杰瑞电子公司 连云港 222006

中图分类号:

TN79+1


Design of multi channel FIFO with mass storage facility based on FPGA
Author:
Affiliation:

Lianyungang JARI Electronics Co., Ltd Institute, Lianyungang 222006, China

  • 摘要
  • | |
  • 访问统计
  • | |
  • 相似文献 [20]
  • | | |
  • 文章评论
    摘要:

    提出了一种基于FPGA的多通道大容量FIFO设计方案。在高速数据采集板卡中,高速大容量FIFO决定了数据采集的深度与速度。为了满足高速数据采集板卡FIFO速度高、容量大以及体积小的要求,采用SDRAM与FPGA联合设计的方案。取SDRAM价格低、存储空间大、速度快的特点,同时利用FPGA解决SDRAM接口控制逻辑复杂的问题,将存储空间封装为FIFO接口。完成了SDRAM状态控制器、FIFO地址管理器以及FIFO逻辑接口的设计与实现。在Modelsim平台上完成了基于Micron Technolog公司SDRAM模型的数据读写仿真。最后,在一块PXI板卡上完成了实物测试,分析了时钟频率、延时参数以及读写速率对误码率的影响,并给出调整方案。实现了8路16 M存储深度16 bits位宽异步双口FIFO,读写速度可达128 Mbps,为高速数据采集系统提供可靠的数据存储平台。

    Abstract:

    proposed a method of Multichannel FIFO with mass storage facility based on FPGA.In the highspeed sample board,the speed and capability of the system depend on the FIFO. In order to fulfil highspeed sample board requirements highspeed, huge facility and little volume, slected SDRAM and FPGA to accomplish. The SDRAM has highspeed, huge capability and lowcost but complex. Taking the advantage of FPGA to make up the complexity of SDRAM. , use the FPGA to make the logic of the FIFO, accomplished the SDRAM state controller FIFO address management and FIFO Interface logic. Then accomplish simulation on the Modelsim with a SDRAM model designed by Micron Technolog. At last,applying this method on a PXI board. Analysed the influence of clock frequency, delay parameter and readwrite Frequency to Bit Error, then gived the rectify solution. Realized eight channel FIFO with 16 M storage deep, asynchronous dualport, 16 bits wide and a speed of 128 Mbps.Providing a reliable data storage platform for the high speed data acquisition system.

    参考文献
    引证文献
    网友评论
    网友评论
    分享到微博
    发 布
引用本文

徐洋洋.基于FPGA的多通道大容量FIFO设计[J].电子测量技术,2017,40(8):193-197

复制
分享
文章指标
  • 点击次数:987
  • 下载次数: 1507
  • HTML阅读次数: 0
  • 引用次数: 0
历史
  • 在线发布日期: 2017-09-23
文章二维码