基于28nm MOSFET集成RNVM的1T1R纳米阵列器件可靠性研究
DOI:
作者:
作者单位:

1.浙江经济职业技术学院 汽车技术学院;2.浙江理工大学 机械工程学院;3.浙江大学 信息与电子工程学院

作者简介:

通讯作者:

中图分类号:

TN306、TB34

基金项目:

国家自然科学基金项目(面上项目,重点项目,重大项目)


Research on the reliability of 1T1R nano-device in array integrated RNVM with 28nm MOSFET
Author:
Affiliation:

Fund Project:

  • 摘要
  • |
  • 图/表
  • |
  • 访问统计
  • |
  • 参考文献
  • |
  • 相似文献
  • |
  • 引证文献
  • |
  • 资源附件
  • |
  • 文章评论
    摘要:

    针对下一代新型纳米电子器件应用可靠性,设计制备了基于28nm CMOS工艺MOSFET有源集成RNVM的存算一体化1T1R纳米阵列器件,测试评价了其在开关比(107-8)、操作电压(±1V)、存储窗口等方面的综合电学性能,并设计实施了专门的可靠性试验。结果表明1T1R纳米阵列器件存在MOSFET Ion、Ileak应力退化-44.90%、751.64%以及RRAM循环耐受过程反向硬击穿等不单独出现于分立器件的特有失效现象。分析微观器件物理,得出1T1R纳米阵列器件因其独特结构特征和操作模式下复杂微观交互机制引发高源漏电压和弱栅控条件下特有可靠性原理的结论。提出了专门测试调控方案以提高1T1R纳米阵列器件可靠性。为解决28nm及以下节点CMOS逻辑器件集成纳米RNVM技术引发的特有可靠性问题提供参考。

    Abstract:

    Aiming at the application reliability of the next generation of new electronic nano-devices, the storage-computing 1T1R nano-devices in array actively integrated RNVM with MOSFET based on the 28nm CMOS process were designed and fabricated, and its comprehensive electrical performances were tested and evaluated in terms of switching ratio(107-8), operating voltage(±1V), storage windows and so on. The specific reliability experiments were designed and implemented. The results indicated that the unique failure phenomena which did not occur separately in discrete devices truly existed in 1T1R nano-devices in array including the Ion/Ileak degradation (-44.90%/751.64%) of MOSFET in stress and the reverse hard-breakdown of RRAM during cycling tolerance. Taking the microscopic physics mechanism of nano-device into account, the conclusions were summarized that the unique reliability principles triggered by high source-drain voltage and weak gate-control conditions were attributed to the complex micro interaction mechanisms due to its unique structural features and operating modes of 1T1R nano-devices in array. The pertinently specialized test regulation schemes were proposed to improve the reliability of 1T1R nano-devices in array. References for resolving the unique reliability issues caused by the integration of RNVM nanotechnology with logic devices at 28nm CMOS nodes and below were provided.

    参考文献
    相似文献
    引证文献
引用本文
分享
文章指标
  • 点击次数:
  • 下载次数:
  • HTML阅读次数:
  • 引用次数:
历史
  • 收稿日期:2024-05-21
  • 最后修改日期:2024-07-23
  • 录用日期:2024-07-24
  • 在线发布日期:
  • 出版日期: