基于FPGA内嵌DSP硬核的脉冲压缩设计与实现
DOI:
CSTR:
作者:
作者单位:

1. 中国科学院电磁辐射与探测技术重点实验室北京100190; 2. 中国科学院大学北京100190

作者简介:

通讯作者:

中图分类号:

TN911

基金项目:


Design and implementation of pulse compression based on DSPs embedded in FPGA
Author:
Affiliation:

1. Key Laboratory of Electromagnetic Radiation and Sensing Technology, Chinese Academy of Sciences, Beijing 100190, China; 2. University of Chinese Academy of Sciences, Beijing 100190,China

Fund Project:

  • 摘要
  • |
  • 图/表
  • |
  • 访问统计
  • |
  • 参考文献
  • |
  • 相似文献
  • |
  • 引证文献
  • |
  • 资源附件
  • |
  • 文章评论
    摘要:

    在伪随机编码体制的超宽带雷达中,原始回波信号的实时脉冲压缩是信号处理的首要和关键步骤。由于超宽带雷达的采样率高、数据量大,而微处理器处理速度和DSP芯片运算能力有限,提出了一种基于FPGA内嵌DSP硬核的快速实时脉冲压缩方法。基于时间域的互相关算法,通过调用FPGA中的DSP硬核进行并行计算,并结合流水线模式,实现快速实时脉冲压缩。仿真与实验结果表明,本文的方法能很好地实现超宽带雷达原始回波信号的快速实时脉冲压缩。

    Abstract:

    In the pseudo random coded ultrawideband radar system, realtime pulse compression of the raw echo signal is the first and key step for signal processing. A new method of fast and realtime pulse compression is proposed in this paper as the sampling rata of ultrawideband radar is high and the amount of echo data is large, but the processing speed of DSP chips and microprocessors is limited. In order to achieve fast and realtime pulse compression, this method is based on the crosscorrelation algorithm on time domain by calling the DSPs embedded in FPGA in pipeline mode to parallel computing. The simulation and experimental results show that the proposed method can well realize the pulse compression for ultrawideband radar.

    参考文献
    相似文献
    引证文献
引用本文

苏海,张群英,叶盛波,张晓娟,方广有.基于FPGA内嵌DSP硬核的脉冲压缩设计与实现[J].电子测量技术,2016,39(9):96-101

复制
分享
文章指标
  • 点击次数:
  • 下载次数:
  • HTML阅读次数:
  • 引用次数:
历史
  • 收稿日期:
  • 最后修改日期:
  • 录用日期:
  • 在线发布日期: 2016-10-17
  • 出版日期:
文章二维码