基于FPGA的雷达实时测速系统硬件设计
DOI:
CSTR:
作者:
作者单位:

中国电子科技集团公司第二十八研究所南京210096

作者简介:

通讯作者:

中图分类号:

TN953+.1

基金项目:


Design of an FPGA based radar system for realtime speed measurement
Author:
Affiliation:

No.28 Research Institute, China Electronics Technology Group Corporation, Nanjing 210096, China

Fund Project:

  • 摘要
  • |
  • 图/表
  • |
  • 访问统计
  • |
  • 参考文献
  • |
  • 相似文献
  • |
  • 引证文献
  • |
  • 资源附件
  • |
  • 文章评论
    摘要:

    伴随着社会科技与经济的高速发展,对测量速度的需求越来越多。雷达测速数据实时处理系统作为测速系统中的核心设备之一更是决定着速度测量的实时性和精度,研制高精度的实时数据处理系统对于国家安全和发展有着非常重要的战略意义。针对目前测速设备中实时信号处理系统实时性能差的问题,提出了一种利用嵌入式技术与数字信号处理技术相结合的硬件设计方案。这种方案以FPGA为核心,完成信号处理和对外设的控制。实验数据表明,系统对低频信号和高频信号都能够得到较好的采集性能,能够满足应用需求。

    Abstract:

    The demand for accurate speed measurement increases with the rapid development of electronic science and technology in recent years. As the key component of speed measurement radar, the hardware circuits in realtime speed measurement radars have essential impact on the accuracy and realtime performance of the measurement results. Thus it is important to design high performance hardware circuits for speed measurement radars. This paper presents a hardware design for the speed measurement radars to improve the accuracy and realtime performance of radar systems. The hardware platform is based on fieldprogrammable gate array (FPGA) thus the digital signal processing technique can be exploited to process the radar signals and control the radar system. The experimental results show that the proposed radar system maintains high performance for both low and high frequency signals。Thus the proposed system is applicable in real applications。

    参考文献
    相似文献
    引证文献
引用本文

陈珞,白雪杨.基于FPGA的雷达实时测速系统硬件设计[J].电子测量技术,2017,40(6):156-159

复制
分享
文章指标
  • 点击次数:
  • 下载次数:
  • HTML阅读次数:
  • 引用次数:
历史
  • 收稿日期:
  • 最后修改日期:
  • 录用日期:
  • 在线发布日期: 2017-07-19
  • 出版日期:
文章二维码