岸空双基地雷达时频同步电路设计
DOI:
CSTR:
作者:
作者单位:

武汉大学电子信息学院 武汉 430072

作者简介:

通讯作者:

中图分类号:

TN952

基金项目:

国家自然科学基金面上项目(61871296)、国家重点研发计划项目(2017YFF0206404,2016YFC1400504)资助


Design of time-frequency synchronization circuit for shore-air bistatic radar
Author:
Affiliation:

School of Electronic Information, Wuhan University,Wuhan 430072, China

Fund Project:

  • 摘要
  • |
  • 图/表
  • |
  • 访问统计
  • |
  • 参考文献
  • |
  • 相似文献
  • |
  • 引证文献
  • |
  • 资源附件
  • |
  • 文章评论
    摘要:

    为了实现一款岸空双基地全相参雷达,必须实现收发双端之间的时频同步,双基地全相参雷达的时频同步分为两部分,一部分为时间同步,即确保发射信号与本振信号同时产生并拥有相同时序;另一部分为同步时钟源,即确保生成发射信号与本振信号的DDS具有同频同相的参考时钟。提出了一种使用卫星同步脉冲驯服本地高稳恒温晶振的时钟同步方案,该方案采用可以同时输出两路时间脉冲的授时芯片,一路输出秒脉冲实现双站之间的时间同步,一路输出兆赫兹的方波脉冲驯服本地高稳恒温晶振以实现双站之间的同步时钟源。时间同步使双端信号的时序误差小于系统指标要求的1 μs;同步时钟源使驯服后的本地时钟具有小于22 ns的同步精度,接近于GPS芯片20 ns的授时精度,与在FPGA内采用秒脉冲鉴相相比,提高了鉴相器的鉴相频率,因此拥有更短的驯服时间,并且不依赖于FPGA芯片,节约成本的同时使系统模块化。

    Abstract:

    In order to realize a fully coherent shore-air bistatic radar, time-frequency synchronization between transmitting and receiving stations must be realized. The time-frequency synchronization of the coherent shore-air bistatic radar contains two parts. One part is time synchronization, that is to ensure that the transmitted signal and the local vibration signal are generated at the same time and have the same sequence. The other part is the synchronous clock source, which ensures that the DDS generating the transmitted signal and the local vibration signal has a reference clock with the same frequency and phase. Article puts forward a clock synchronization scheme that taming local high stable constant temperature crystal with satellite synchronous pulse, this scheme uses the GPS clock chip can output two signals at the same time, one output time pulse to synchronize the time between double station, the other output MHz time pulse tame local high stable constant temperature crystals in order to realize the synchronous clock source. Time synchronization makes the timing error of the double-ended signal less than 1 μs required by the system index. The synchronous clock source to tame after the local clock has less than 22 ns synchronization precision, close to the timing precision of GPS chip 20 ns, compared with the phase detection in FPGA with PPS, improves the frequency of the phase detection, therefore has the shorter tame time, and does not depend on the FPGA chip, make the system modular while saving cost.

    参考文献
    相似文献
    引证文献
引用本文

陈泽宗,李飞扬,赵晨,陈家彬.岸空双基地雷达时频同步电路设计[J].电子测量技术,2023,46(20):24-29

复制
分享
文章指标
  • 点击次数:
  • 下载次数:
  • HTML阅读次数:
  • 引用次数:
历史
  • 收稿日期:
  • 最后修改日期:
  • 录用日期:
  • 在线发布日期: 2024-01-23
  • 出版日期:
文章二维码