基于FPGA的高速大容量存储与传输系统
DOI:
CSTR:
作者:
作者单位:

中北大学仪器科学与动态测试教育部重点实验室,太原030051

作者简介:

通讯作者:

中图分类号:

TP274

基金项目:


High speed and large capacity storage and transmission system based on FPGA
Author:
Affiliation:

Key Laboratory of Instrumentation Science & Dynamic Measurement, Ministry of Education, North University of China, Taiyuan 030051, China

Fund Project:

  • 摘要
  • |
  • 图/表
  • |
  • 访问统计
  • |
  • 参考文献
  • |
  • 相似文献
  • |
  • 引证文献
  • |
  • 资源附件
  • |
  • 文章评论
    摘要:

    随着采集技术的发展,采集的精度及数据量越来越大,对数据存储及传输也提出了更高的需求。为解决嵌入式系统采集速度快、实时性强等问题,设计了将现场可编程门阵列(FPGA)、NAND Flash及千兆以太网PHY芯片VSC8641相结合的数据传输系统,通过对Flash的流水线存储模式及千兆以太网传输技术进行深入研究,实现了高速Flash控制器的设计及基于UDP、IP协议的以太网帧格式的全双工模式组包与解包。并在自主研发的硬件平台上验证了该方案能够将采集到的数据高速存储到Flash中,并稳定、高速地回传到PC机中进行处理。

    Abstract:

    With the development of acquisition technology, the accuracy of acquisition and the amount of data are getting larger and larger, and higher demand is put forward for data storage and transmission. In order to solve the problems of fast acquisition speed and strong real-time performance of embedded system, this paper designs a data transmission system that combines field programmable gate array (FPGA), NAND FLASH and Gigabit Ethernet PHY chip VSC8641. Through in-depth research on the pipelining storage mode of FLASH and Gigabit Ethernet transmission technology, The design of high-speed FLASH controller and the full duplex mode grouping and unpacking of Ethernet frame format based on UDP and IP protocol are realized. And on the hardware platform developed by ourselves, it is verified that the scheme can store the collected data in FLASH, and transmit it stably and high-speed to PC for processing.

    参考文献
    相似文献
    引证文献
引用本文

王子懿,沈三民,杨峰,佘硕铖.基于FPGA的高速大容量存储与传输系统[J].电子测量技术,2021,44(13):150-155

复制
分享
文章指标
  • 点击次数:
  • 下载次数:
  • HTML阅读次数:
  • 引用次数:
历史
  • 收稿日期:
  • 最后修改日期:
  • 录用日期:
  • 在线发布日期: 2024-09-05
  • 出版日期:
文章二维码